Wiki Article
MB86900
Nguồn dữ liệu từ Wikipedia, hiển thị bởi DefZone.Net
| General information | |
|---|---|
| Launched | 1986 |
| Designed by | Fujitsu |
| Performance | |
| Max. CPU clock rate | 16.67 MHz |
| Physical specifications | |
| Cores |
|
| Architecture and classification | |
| Instruction set | SPARC V7 |
The MB86900 is a microprocessor produced by Fujitsu,[1] which implements the SPARC V7 instruction set architecture developed by Sun Microsystems. It was the first implementation of SPARC, introduced in 1986, and was used in the first SPARC-based workstation, the Sun Microsystems Sun-4, from 1987.[2][3] Its chipset operated at 16.67 MHz. The chipset consisted of two chips, the MB86900 microprocessor and the MB86910 floating-point controller. The chip set was implemented with two 20,000-gate, 1.2 μm complementary metal–oxide–semiconductor (CMOS) gate-arrays fabricated by Fujitsu Limited.[4] The MB86910 floating-point controller was designed to work together with two Weitek chips – the WTL1164 multiplier and WTL1165 arithmetic logic unit – to comprise a floating-point unit.[5]
References
[edit]- ^ "Fujitsu to take ARM into the realm of Super". The CPU Shack Museum. June 21, 2016. Retrieved 30 June 2019.
- ^ "Fujitsu SPARC". cpu-collection.de. Retrieved 30 June 2019.
- ^ "Timeline". SPARC International. Retrieved 30 June 2019.
- ^ Namjoo, Masood; Agrawal, Anant; Clark Jackson, Daniel; Quach, Le (1988). "CMOS Gate Array Implementation of the SPARC Architecture". COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference. Retrieved 15 December 2025.
- ^ Quach, Le; Chueh, Richard (1988). "CMOS Gate Array Implementation of SPARC". COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference. Retrieved 15 December 2025.
Bibliography
[edit]- Namjoo, M. (1989). "SPARC implementations: ASIC vs. custom design". Proceedings of the Twenty-Second Annual Hawaii International Conference on System Sciences.